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I. INTRODUCTION
Disturbances within the power systems can affect sensitive devices present in most of the production lines. According to [1] , a Voltage Sag is defined as a decrease in the rms voltage magnitude at the fundamental frequency and duration from 0.5 cycles to 1 min. Voltage sags are commonly caused by faults on adjacent lines of the power system or by large motors startup, and may cause misoperation or fails. Typical magnitudes are between 0.1-0.9 per unit (p.u.). A Voltage Swell is defined as an increase in the rms voltage magnitude at the fundamental frequency and duration from 0.5 cycles to 1 min, which may lead sensitive devices to be permanently damaged. Typical magnitudes are between 1.1 and 1.8 p.u.
The interruption costs of industrial processes depend on the load sensibility and on the process itself. Typically a four-hour outage costs US$74,835.00, while a voltage sag of 0.1 p.u. or 0.2 p.u. which lasts only 15 cycles may cost US$7,694.00 [2] , proving that these power quality phenomena are real concerns nowadays in industrial facilities.
In order to mitigate these problems, a possible solution [10] , based on power-electronic devices is the Dynamic Voltage Restorer (DVR), which is series connected to the load by means of injection transformers and restores the load voltage magnitude during voltage sags. DVRs add to the mains voltage a pre-defined voltage synthesized by a power inverter in order to keep the load voltage within acceptable values. The first DVR was installed by Westinghouse in 1996 and since then a lot of industrial installations employ this power quality device to mitigate voltage sags [12] .
The main advantage of a DVR is the needless of storing the energy to supply full load, which is the case for Uninterruptible Power Supplies (UPSs). A DVR injects only the difference between the remaining mains voltage and the reference voltage during voltage sags or swells. However, DVRs are not designed to work when an outage occurs, as UPSs devices do, which is the major disadvantage of the adopted solution.
This paper describes the design of a DVR that compensates voltage sags. The control technique, phaselocked-loop (PLL) algorithm, voltage reference generation and power converter modeling are discussed. Simulations results of the device in a power utility are also presented. Finally, the proposed approach is implemented in a 5-kVA/220V prototype with a Digital Signal Processor (DSP) based control, and its validity is evaluated through experimental results. Preliminary results of voltage harmonic compensation are also presented.
II. TOPOLOGY
The single-phase diagram of the DVR is shown in Fig. 1 . A pulse-width-modulated (PWM) full bridge single-phase inverter is connected to a LC filter and a single-phase series transformer. Three equal arrangements allow zero sequence voltage injection.
It is important to note that the energy required to charge DC-link capacitors comes from the mains where the device is installed [11] , by means of a non-controlled three-phase bridge rectifier and a delta-wye transformer. As a consequence, in order to avoid voltage collapse during voltage sags, charging limitation is introduced through resistors in the output of the AC/DC converter. On the other hand, during voltage swells, a DC/DC converter and discharging resistors are operated to limit DC-link voltage and to satisfy load voltage specifications.
It is well known that the DVR shall not interfere in the protection coordination of the considered load. Moreover, when faults as short-circuits occur inside the load, the DVR must be isolated from the mains circuit in order to protect its power electronics and other internal sensitive devices. Thus, fast solid-state switches and normally closed contactors are Assuming the load power factor equal to unity and that the injected voltage is in phase with the mains voltage, the maximum power transfer from the DVR to the load occurs for the maximum three-phase voltage sag specification, where the relation between the DVR apparent power and load apparent power is S DVR / S 3φload = 0.35.
B. Transformer and Inverter Ratings
Taking the load side as the primary and the inverter side as the secondary of the injection transformer, its turns ratio is derived from the relationship between the peak values of the minimum inverter voltage, that is approximately equal to the minimum DC-link voltage v CCMIN , and the maximum rms primary voltage of the DVR v DVR : 
The inverter current is equal to the secondary current of the injection transformer plus the filter capacitor current:
where k C is the capacitor current in p.u. considering the inverter current as base and i LOAD is the load current. Multiplying the inverter current by the inverter single-phase voltage, the three-phase inverter apparent power may be written as:
where γ is the maximum DC link voltage dip and v CCMAX is the maximum DC-link voltage.
C. DC-Link Capacitor Derivation
The DC-link capacitor bank energy is given by:
The capacitor dimensioning is based on the maximum injected active power of the DVR that occurs for the threephase voltage sag case:
where is the load active power and load P φ α 3 is the maximum three-phase voltage dip. Substituting (7) into (8):
D. Output Filter Design
The inverter PWM filter is designed as a second order LClow-pass filter whose resonance frequency is approximately one decade below the switching frequency and one decade above the fundamental frequency. Setting k L = 0.1, k C = 0.1, the fundamental frequency f =60Hz and the resonance frequency of the filter f r =1kHz, the filter inductance is L F = 3.947mH. Consequently, the PWM filter capacitance is equal to C F = 6.417µF.
E. Final Dimensioning Considerations
As can be noted from (1), (4) and (9), the injection transformer turns ratio, the inverter apparent power and the DC-link capacitor are strictly related to γ. For instance, fig. 2 shows that a small value of γ implies smaller DC-link capacitor size and higher inverter KVA ratings. Thus, there must be a compromise solution considering these three variables. The apparent power of a single-phase transformer is S TR1φ = 1.67 kVA. As stated in [4] , depending on DVR starting instant and on the transformer load, the flux linkage can be as much as the double of its maximum rated value for the worst case and the transformer may saturate. Thus, in order to avoid saturation, the apparent power of each transformer shall be multiplied by two, resulting in S TR1φ = 3.33 kVA. This solution is cost-effective for low-power DVRs [4] .
As the proposed DVR is designed to compensate voltage harmonics in steady-state, it will be always connected to the load, except when faults as short-circuits occur in the grid. The disadvantage of continuous operating mode is essentially the inverter switching losses. The main advantages are speed of response of the device, since there is no standby (idle) mode. The choice of steady-state DVR with harmonic compensation can be determined by the load sensibility, which is analyzed during project development.
IV. CONTROL SYSTEM
A. Control algorithm Fig. 3 and 4 show the block diagrams of the discrete time control algorithm of the DVR under analysis. The algorithm is essentially composed by two blocks: Reference Generation and Phase Locked Loop (PLL) Block and Voltage Control Block.
Referring to fig.3 , where is the k-th sample, the PLL reference Since the tracking error after a certain number of modulation periods must be zero and a simple design and implementation as well as a fast dynamic response is always achievable, deadbeat response controllers are adopted in current and voltage loops (fig.4) . However, a reasonable model of the system under control must be employed for a good performance of digital predictive controllers [6] , [7] . -1) , the total number of samples per mains period n and the current zero-crossing error ∆ ERR (k), according to (10) .
It shall be noted that the zero crossing calculation is based on a linear interpolation, since a sinusoidal signal is approximately linear near zero-crossing region.
The PLL and reference generation algorithms are applied only for a reference phase A. The voltage references for the remaining phases (B,C) are calculated by displacing a predefined number of samples in order to obtain a balanced three-phase system, i.e., load voltage unbalances compensation can be achieved. Load voltage harmonic and sag-swell compensation is implemented by calculating
The Reference Generation and PLL algorithms have been improved taking into account the positive sequence and long term variation (e.g. slow voltage increase due to light load conditions) of the mains voltages [13] , [14] and will be implemented in the next prototype.
C. Current and Voltage Loops
Considering the averaged model of fig.6 , the inverter is represented by a controlled voltage source. The inverter voltage and output current are constant between two sampling periods [7] , that is, a zero-order hold (ZOH) sampling of the PWM reference voltage is provided. Assuming that the sampling frequency is much higher than the resonance frequency of the output filter, the control system discrete time dynamic equations are:
where v(k) is k-th output voltage at the inverter side, i L (k) is the k-th filter inductor current and i(k) is the k-th load current at the inverter side of the DVR. Substituting (13)- (16) into (11), the inverter voltage and inductor current are described by (18) and (19), respectively:
The control technique consists in making the current error equal to zero by the end of the following sampling period, that is:
Substituting (20) into (18), considering the output voltage samplings as disturbances in the current loop and applying the z-transform to the resultant equation, the closed loop poles in z-plane are [8] :
where α is a constant that represents a mismatch between the modeled and real filter inductances. As can be seen in (22), deadbeat response is not achieved in the current loop, since the closed loop poles are not at the origin. Moreover, if α = 1, a low-order frequency equal to 1/6 of the sampling frequency will be present in the inductor filter current and the current controller response is critically stable [8] . As a consequence, care must be taken when designing the output LC filter and detuning shall be considered as an option to avoid undesirable resonances. As a fixed number of samples per cycle of the mains voltage is adopted [5] , the sampling frequency, which is equal to the switching frequency, is not constant in order to achieve synchronization. However, since the sampling period is updated every mains cycle in the control loops and the line frequency does not change significantly, the controller dynamic response is not affected.
V. SIMULATION RESULTS
The DVR control system was simulated with PSIM (v.5.01) for a two-phase voltage sag to 58% (remaining voltage) with 17.5% of the nominal load current for a resistive load and simulation parameters of Table 1 . Referring to section III.D, the filter inductance, switching frequency and the filter capacitor were modified during project development.
The PLL and reference generation block was represented by a sinusoidal, 60Hz voltage-source. Fig. 7 and fig. 8 show the mains and load voltages, respectively. The DVR injected voltage can be seen in fig. 9 (center). It is important to note that in steady-state the DVR compensates voltage harmonics with relatively low active power requirements when compared to the voltage sag interval of fig.9 .
In Fig. 10 , current and control loops behavior during voltage sags is evaluated. It can be observed that the controllers have reasonable tracking performance with the presence of voltage harmonic distortion and even with low load current levels, when inductor current ripple is quite high. Further improvements on control are under implementation. 
VI. EXPERIMENTAL RESULTS
The control algorithm was implemented in a 16-bit fixed-point Analog Devices ADSP21992 DSP in the 5-kVA/220V prototype of fig.11 .
The prototype was tested with parameters of Table 1 for a two-phase voltage sag to 58%. Voltage sags were generated by using 0.05 p.u. series resistors in the mains circuit and by inserting 0.075 p.u. parallel resistors for voltage sags., taking as base the line-to-neutral load voltage and the load current. Fig. 12 and fig. 13 show the mains and load voltages, respectively, obtained with differential oscilloscope probes. The injected voltage during voltage sags and steady-state for Phase A can be noted in Fig. 14 . The performance of the device on voltage harmonic compensation during steady-state is evaluated by means of a non-linear load connected to the mains before the DVR to distort the line voltage. The Total Harmonic Distortion (THD) [9] of the mains voltage is 14.64% (Fig.15) and the fundamental amplitude is equal to 161.95V (peak). The THD of the load voltage is 14.83%, and the 60Hz amplitude is 176.57V (Fig.16) . These results show that the DVR does not work properly for harmonic voltage compensation, since the control loop still shall be improved, as stated before. However, as can be seen in Fig. 12 and fig. 13 , it compensates voltage sags satisfactorily. where P LOAD is the load active power in W and P MAINS is the mains active power. For load currents between 19.32% and 46.87% of the nominal current, the measured efficiency was between 95.62%and 95.8%. 
